

## PALM INTRANET

Day : Friday Date: 3/21/2008

Time: 16:15:53

## Inventor Name Search Result

Your Search was:

Last Name = TRAN First Name = DZUNG

Application#	Patent#	Status	Date Filed	Title	Inventor Name
08577875	5796951	==		SYSTEM FOR DISPLAYING INFORMATION RELATING TO A COMPUTER NETWORK INCLUDING ASSOCIATING DEVICES WITH TASKS PERFORMABLE ON THOSE DEVICES	TRAN, DZUNG
<u>09016810</u>	5960439	150	01/30/1998	DEFINING A SCHEMA FOR A DATABASE REPRESENTING A MODEL OF A COMPUTER NETWORK	TRAN, DZUNG
09987168	7213263	150	11/13/2001	SYSTEM AND METHOD FOR SECURE NETWORK MOBILITY	TRAN, DZUNG
10170943	Not Issued	161	06/12/2002	Content server	TRAN, DZUNG
10830033	7337920	150	04/23/2004	FLUID DISPENSING APPARATUS	TRAN, DZUNG
10948988	Not Issued	120	09/24/2004	Emulated universal serial bus input devices	TRAN, DZUNG
11025116	Not Issued	61	12/29/2004	Remote USB network device control	TRAN, DZUNG
11025130	Not Issued	61		Remote USB videophone communication	TRAN, DZUNG
60247008	Not Issued	159	11/13/2000	System for computer network mobility	TRAN, DZUNG
10737141	Not Issued	71	12/15/2003	System and method for intelligent transcoding	TRAN, DZUNG D.
09016865	6076106	150	01/30/1998	USER INTERFACE FOR DISPLAYING INFORMATION ABOUT A COMPUTER NETWORK	TRAN, DZUNG D.
60276389	Not	159	03/16/2001	Flip-flop	TRAN, DZUNG J.

	Issued				
60299547	Not Issued	159	06/19/2001	Flip-flop with uniform propagation delay	TRAN, DZUNG J.
60622929	Not Issued	159	10/27/2004	Unconventional clocked circuit components having multiple timing models	TRAN, DZUNG J.
07509904	5040139	150	04/16/1990	TRANSMISSION GATE MULTIPLEXER (TGM) LOGIC CIRCUITS AND MULTIPLIER ARCHITECTURES	TRAN, DZUNG J.
07510114	5200907	250	04/16/1990	TRANSMISSION GATE LOGIC DESIGN METHOD	TRAN, DZUNG J.
07553891	Not Issued	161	07/16/1990	TRANSMISSION GATE MULTIPLEXER (TGM) LOGIC CIRCUITS AND MULTIPLIER ARCHITECTURES	TRAN, DZUNG J.
07670075	5162666	195	03/15/1991	TRANSMISSION GATE SERIES MULTIPLEXER	TRAN, DZUNG J.
08538743	Not Issued	161	10/02/1995	METHOD OF MINIMIZING LOGIC USING SERIAL MULTIPLEXERS	TRAN, DZUNG J.
08572052	Not Issued	161	12/14/1995	HIGH-SPEED DYNAMIC LOGIC	TRAN, DZUNG J.
08595556	Not Issued	161	02/01/1996	TAPPED SERIAL MULTIPLEXERS	TRAN, DZUNG J.
08695068	5796128	250	07/25/1996	GATE ARRAY WITH FULLY WIRED MULTIPLEXER CIRCUITS	TRAN, DZUNG J.
08708132	Not Issued	161		PARALLEL DYNAMIC LOGIC CIRCUIT	TRAN, DZUNG J.
09537969	6356112	250	03/28/2000	Exclusive or/nor circuit	TRAN, DZUNG JOSEPH
09888000	Not Issued	168	06/21/2001	Flip-flop with slave-first clocking scheme	TRAN, DZUNG JOSEPH
09939348	6480054	250	08/24/2001	DIGITAL ELECTRONIC CIRCUIT FOR USE IN IMPLEMENTING DIGITAL LOGIC FUNCTIONS	TRAN, DZUNG JOSEPH
10010259	6469541	250	12/05/2001	EXCLUSIVE OR/NOR CIRCUIT	TRAN, DZUNG JOSEPH
10017303	Not Issued	161	12/13/2001	Flip-flop with advantageous timing	TRAN, DZUNG JOSEPH
10145068	Not Issued	161	05/13/2002	Unconventional clocked circuit components having multiple	TRAN, DZUNG JOSEPH

				timing models	
10293189	Not Issued	161	11/12/2002	Digital electronic circuit for use in implementing digital logic functions	TRAN, DZUNG JOSEPH
08779012	5859547	150	12/20/1996	DYNAMIC LOGIC CIRCUIT	TRAN, DZUNG JOSEPH
08808249	5780883	250	02/28/1997	GATE ARRAY ARCHITECTURE FOR MULTIPLEXER BASED CIRCUITS	TRAN, DZUNG JOSEPH
09228149	Not Issued	161	01/11/1999	DYNAMIC LOGIC CIRCUIT	TRAN, DZUNG JOSEPH
09348994	6184718	250	07/07/1999	DYNAMIC LOGIC CIRCUIT	TRAN, DZUNG JOSEPH
09477153	6288593	250	01/04/2000	DIGITAL ELECTRONIC CIRCUIT FOR USE IN IMPLEMENTING DIGITAL LOGIC FUNCTIONS	TRAN, DZUNG JOSEPH
09528857	6313664	150	03/20/2000	Load capacitance compensated buffer, apparatus and method thereof	TRAN, DZUNG T.
10747748	7002371	150	12/29/2003	LEVEL SHIFTER	TRAN, DZUNG T.
10926121	7095246	150	08/25/2004	VARIABLE IMPEDANCE OUTPUT BUFFER	TRAN, DZUNG T.
11360724	Not Issued	120	02/23/2006	Electronic device and method	TRAN, DZUNG T.
11424132	Not Issued	41		LOW VOLTAGE CIRCUIT WITH VARIABLE SUBSTRATE BIAS	TRAN, DZUNG T.
11460349	Not Issued	41	07/27/2006	VOLTAGE CONTROL CIRCUIT HAVING A POWER SWITCH	TRAN, DZUNG T.
11532295	Not Issued	30	09/15/2006	PERFORMANCE VARIATION COMPENSATING CIRCUIT AND METHOD	TRAN, DZUNG T.
11561209	Not Issued	71	11/17/2006	LATCHING INPUT BUFFER CIRCUIT WITH VARIABLE HYSTERESIS	TRAN, DZUNG T.
12004617	Not Issued	17	12/21/2007	Input buffer	TRAN, DZUNG T.
09128164	6263424	250	08/03/1998	EXECUTION OF DATA DEPENDENT ARITHMETIC INSTRUCTIONS IN MULTI- PIPELINE PROCESSORS	TRAN, DZUNG X.

09274275	6172623	250		EFFICIENT BIT SCAN MECHANISM	TRAN, DZUNG X.
09276427	6304956	250	03/25/1999	USING TWO BARREL SHIFTERS TO IMPLEMENT SHIFT, ROTATE, ROTATE WITH CARRY, AND SHIFT DOUBLE AS SPECIFIED BY THE X86 ARCHITECTURE	TRAN, DZUNG X.
90006051	Not Issued	195	07/03/2001	SERIES MULTIPLEXER	TRANSLOGIC TECH., INC. (OWNER), DZUNG JOSEPH TRAN,

Inventor Search Completed: No Records to Display.

~	Last Name	First Name	
Search Another: Inve	ntor TRAN	DZUNG	Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page